RISC-V based SoC Platform for Neural Network Acceleration

Nicolas Daniel Rodriguez, Diego Gigena Ivanovich, Martin Villemur, Pedro Julian

Research output: Conference proceeding/Chapter in Book/Report/Conference Paper

Abstract

The increasing demand of intelligent devices on resource constrained platforms requires neuromorphic accelerators that can compute several and complex operations while being low power and energy efficient. Symmetric Simplicial operations have compact and low power hardware implementations, making them promising solution to the trade-off between energy efficiency and computational power. This paper presents DIGINEURON V2, the latest System on Chip (SoC) fabricated within the internal research project DIGINEURON that works as a testbed for Neuromorphic Deep Neural Network cores. DIGINEURON V2 is a 1.25x1.25 mm2 chip in TSMC 65nm CMOS technology, and presents an AMBA AHB 64-bit bus, an open source RISC-V 32-bit processor, and 32KB SRAM, among other peripherals such as interfaces, DMA controller, and an improved version of the Channel-wise Symmetric Simplicial (SymSim) accelerator. This new iteration achieves better power/energy efficiency compared to the previous prototype because of clock gating techniques, the new peripherals and improved SymSim engine.
Original languageEnglish
Title of host publication2024 Argentine Conference on Electronics (CAE)
Pages142-147
Number of pages6
Publication statusPublished - 2024

Fingerprint

Dive into the research topics of 'RISC-V based SoC Platform for Neural Network Acceleration'. Together they form a unique fingerprint.

Cite this