Abstract
This paper presents an integer Phase-Locked Loop chip for 802.15.3c sliding-IF transceiver. The PLL is composed of a voltage-controlled oscillator, a current-mode logic divide-by-2, a programmable frequency divider, a phase /frequency detector, a charge pump, and an on-chip loop filter. The proposed PLL chip is fabricated using a 65 nm CMOS process, and the chip size is 1.27 mm2. The locking range of the proposed PLL is 23.328 ~ 25.92 GHz, the measured phase noise is -98.8 dBc/Hz@1 MHz, reference spur is -62.4 dBc. The power consumption of the PLL is 45.6 mW including the output buffer.
Original language | English |
---|---|
Title of host publication | 2020 15th European Microwave Integrated Circuits Conference (EuMIC) |
Publisher | IEEE Computer Society |
Pages | 221-224 |
Number of pages | 4 |
ISBN (Print) | 978-1-7281-7040-4 |
Publication status | Published - 15 Jan 2021 |
Externally published | Yes |
Event | 2020 15th European Microwave Integrated Circuits Conference (EuMIC) - Utrecht, Netherlands Duration: 10 Jan 2021 → 15 Jan 2021 |
Conference
Conference | 2020 15th European Microwave Integrated Circuits Conference (EuMIC) |
---|---|
Period | 10/01/21 → 15/01/21 |
Keywords
- Phase noise
- Semiconductor device measurement
- Phase measurement
- Phase frequency detectors
- Frequency conversion
- Transceivers
- Phase locked loops