Skip to main navigation
Skip to search
Skip to main content
Silicon Austria Labs Home
English
Deutsch
Home
Profiles
Research Units
Projects
Research output
Prizes
Activities
Courses
Impacts
Search by expertise, name or affiliation
Architectures & Topologies (AT)
Power Electronics
Email
Rudolf.Krall@silicon-austria.com
Overview
Fingerprint
Network
Profiles
(12)
Projects
(1)
Research output
(51)
Activities
(4)
Research output
Research output per year
2006
2012
2014
2015
2016
2018
2019
2020
2021
2022
34
Article
8
Other contribution
6
Conference Paper
1
Paper
2
More
1
Poster
1
Master's Thesis
Research output per year
Research output per year
1 results
Publication Year, Title
(descending)
Publication Year, Title
(ascending)
Title
Type
Filter
Master's Thesis
Search results
2019
Layout based full bridge circuit simulation : investigations into a circuit simulation that considers the layout
Häuselmann, M.
,
13 Nov 2019
,
92 p.
Research output
:
Types of Thesis
›
Master's Thesis