Piecewise-linear Modelling of CMOS Gates Propagation Delay as a Function of PVT Variations and Aging

Fernando L. Aguirre, Félix Palumbo, Pedro Julián

Publikation: Konferenzband/Beitrag in Buch/BerichtKonferenzartikelBegutachtung

Abstract

Due to the aggressive scaling of transistor dimensions, which took place in the last decades, chip devices are exposed to high electric fields and current densities during normal operation. These working conditions trigger degradation phenomena that compromises the device functionality and rises questions regarding circuit reliability. In this paper we present a simulation based methodology that incorporates the aging phenomena, which might allow to address the reliability aspects during the design phase and pave the way for further life-time projections at the design stage. Piecewise-linear functions are used to model the propagation delays and estimate the correlation between the different degradation mechanisms and the PVT variations.
OriginalspracheEnglisch
Titel2021 Argentine Conference on Electronics - Congreso Argentino de Electronica 2021, CAE 2021
Herausgeber (Verlag)IEEE Computer Society
Seiten25-31
Seitenumfang7
ISBN (Print)9781728175799
DOIs
PublikationsstatusVeröffentlicht - 12 März 2021
Veranstaltung2021 Argentine Conference on Electronics (CAE) - Bahia Blanca, Argentina
Dauer: 11 März 202112 März 2021

Publikationsreihe

Name2021 Argentine Conference on Electronics - Congreso Argentino de Electronica 2021, CAE 2021

Konferenz

Konferenz2021 Argentine Conference on Electronics (CAE)
Zeitraum11/03/2112/03/21

Fingerprint

Untersuchen Sie die Forschungsthemen von „Piecewise-linear Modelling of CMOS Gates Propagation Delay as a Function of PVT Variations and Aging“. Zusammen bilden sie einen einzigartigen Fingerprint.

Dieses zitieren